Core to Memory Interconnection Implications for Forthcoming On-Chip Multiprocessors
نویسندگان
چکیده
Nowadays, there is a clear trend in industry towards employing the growing amount of transistors on chip in replicating execution cores, where each core is Simultaneous Multithreading (SMT). In order to appropriately connect such a growing number of on-chip execution cores to a shared cache subsystem, some traditional considerations regarding SMT should be re-
منابع مشابه
Statement of Research Interests Natalie
My primary interests and dissertation research lie in the area of many-core chip multiprocessors; however, broadly speaking, I am interested in computer architecture research. Multi-core chips present exciting opportunities and challenges across a broad spectrum of research areas including embedded systems, computer-aided design, electronic design automation, programming languages, operating sy...
متن کاملPower-Efficient Spilling Techniques for Chip Multiprocessors
Current trends in CMPs indicate that the core count will increase in the near future. One of the main performance limiters of these forthcoming microarchitectures is the latency and high-demand of the on-chip network and the off-chip memory communication. To optimize the usage of on-chip memory space and reduce off-chip traffic several techniques have proposed to use the N-chance forwarding mec...
متن کاملDesign Space Exploration of On-chip Ring Interconnection for a CPU-GPU Architecture
Future chip multiprocessors (CMP) will only grow in core count and diversity in terms of frequency, power consumption, and resource distribution. Incorporating a GPU architecture into CMP, which is more efficient with certain types of applications, is the next stage in this trend. This heterogeneous mix of architectures will use an on-chip interconnection to access shared resources such as last...
متن کاملNanophotonic On-Chip Interconnection Networks for Energy-Performance Optimized Computing
1. Introduction Much recent progress in silicon nanophotonic technology has enabled the prospect of high-performance nano-photonic networks-on-chip (NoCs), which have become very attractive solutions to the growing bandwidth and power consumption challenges of future high-performance chip multiprocessors [1–4]. The design of our high-performance nanophotonic NoC commences at the individual sili...
متن کاملThe MINC (Multistage Interconnection Network with Cache Control Mechanism) Chip
Although bus connected multiprocessors have been widely used as high-end workstations or servers, the number of connected processors is strictly limited by the maximum bandwidth of the shared bus. Instead of them, a switch connected multiprocessor which uses a crossbar or Multistage Interconnection Networks(MINs) for connecting processors and memory modules is a hopeful candidate. However, in s...
متن کامل